Applicable area may include but not limited to:•New type of package or semiconductor technology.•Component package with more than one silicon chip especially asymmetrical multichip modules.•High pin count (≥256 BGA, ≥48 QFN) or fine pitch (≤0.5).•Large mass soldered components.•Components and PCB with large difference in CTE.•Outer row/corner pins of leadless components.